FREQUENCY SYNTHESIZERS

Voltage controlled oscillators are used as an important part of frequency synthesizers. A frequency synthesizer is a unit that stabilizes the frequency of a free-running oscillator against a stable reference, typically a crystal oscillator. Depending on the reference frequency at the phase detector and the resulting division ratio, the output frequency within the loop bandwidth reflects the properties of the reference. This means that if the division ratio is small and the reference frequency comes from an ultrastable crystal oscillator, the quality of the "locked" VCO frequency is also extremely good. Given a particular phase noise of the crystal oscillator, its performance at the phase-detector level gets multiplied up to the output frequency of the VCO by 20 dB per decade. This means that the phase noise of a 1000-MHz VCO is 20 dB or 10 times noisier than a reference crystal oscillator at 10 MHz at the phase detector. This statement is valid only within the loop bandwidth; outside the loop bandwidth, the properties of the oscillator itself dominate. A vivid example is the application of a ceramic-resonator-based oscillator, which, free-running, exhibits phase noise of -125 dBc/Hz at 10 kHz from the carrier and -153 dBc/Hz at 800 kHz from the carrier, but which, phase-locked, exhibits a phase-noise level determined by noise within the loop bandwidth of 1 kHz.

Figure 1 shows the block diagram of a digital PLL. The reason why it is referred to as "digital" is because the divider is a digital implementation and the phase frequency detector also uses a digital rather than an analog, IC. Analog phase detectors would be doublebalanced mixers; a typical digital phase detector is an exclusive OR gate. Given a particular VCO and an integrated circuit as a synthesizer chip, the designer must calculate the values of the loop filter. There are several types of loop filters, and the one with the best performance typically is the type 2, third order. It consists of an active integrator based on an operational amplifier that must exhibit excellent low-noise performance.



(not $\frac{\kappa_o}{m}$, which is valid for phase transfer only.)



Figure 2 shows a loop filter for a type 2 third-order loop. This loop includes *two* integrators: the VCO, and the operational amplifier and its three associated time constants.



Fig. 2 — Circuit diagram of the loop filter for the third-order loop

This filter can be redrawn as shown in Figure 3. The transfer function for this filter

with

$$F(s) = \frac{-1}{s\tau_1} \frac{1 + s\tau_2}{1 + s\tau_3}$$
(1)

$$\tau_1 = C_1 R_1 \tag{2}$$

$$\tau_2 = R_2(C_1 + C_2) \tag{3}$$

$$\tau_3 = C_2 R_2 \tag{4}$$



Fig. 3 — Circuit diagram of redrawn Figure 2. Note that this is the same type of loop filter as in the type 2 second-order loop with an additional RC time constant.



201 McLean Boulevard • Paterson, New Jersey 07504 • Tel: (973) 881-8800 • Fax: (973) 881-8361 E-Mail: sales@synergymwave.com • World Wide Web: http://www.synergymwave.com The actual design is best done with the computer program. A more complex filter as an application is shown in Figure 4.



Fig. 4 — Phase/frequency comparator and loop for the 72 to 92 MHz frequency synthesizer.

A detailed overview on how to design a synthesizer is found in the book, *Microwave and Wireless Synthesizers: Theory and Design,* by Ulrich L. Rohde, to be published in August, 1997, by John Wiley & Sons, New York, NY, ISBN: 0471-52019-5.

Design pitfalls can cause noisy oscillator output. The typical positive three-terminal regulator is based on an NPN emitter follower, and therefore drives its load from a very low impedance. These devices have been known to burst into oscillation when driving capacitive loads. Installing RF choke (<1 μ H) between the output pin and any bypass capacitors may prevent these spurious oscillations. Regulator circuits are now available with PNP-based, collector-driven output (Figure 5); these produce only a fraction of the output noise produced by standard NPN-emitter-follower types. Although they involve a slightly higher parts count than their emitter-follower equivalents, their better performance justifies the additional investment.



Fig. 5 - Schematic diagram of a 723-based regulator with extremely low output noise and low input-output voltage differential (0.5V). Its excellent noise performance is due to the fact that the PNP pass transistor Q1 acts as a current source and therefore produces much less noise for a given value of C_2 .

Typical performance:

Regulated output voltage is 12V Line Regulation ($12.5V \le V_{input} \le 15V$) 3mV Load Regulation ($\Delta I_{output} = 1A$) 5mV

$$V_{\rm OUT} = \frac{R_1 + R_2}{R_2} V_{\rm ref} = 12 \, {\rm V}$$

As far as the best application of VCOs and synthesizer chips is concerned, the factory engineers are happy to work with their customers to optimize the design. Further details are found in the previously mentioned book, *Microwave and Wireless Synthesizers: Theory and Design*, by Ulrich L. Rohde.

Finally, for those interested in building a complete synthesizer using Synergy VCOs, Figure 6 shows an evaluation circuit proposed by Motorola.



201 McLean Boulevard • Paterson, New Jersey 07504 • 1el: (973) 881-8800 • Fax: (973) 881-8361 E-Mail: sales@synergymwave.com • World Wide Web: http://www.synergymwave.com

DEFINITION OF TERMS

Output Power - The output power of a synthesizer, typically expressed in dBm, is measured into a 50 ohm load. The output power varies with frequency and temperature, and is always combined with the specification for output power tolerance.

Step Size - The step size frequency in conventional PLL circuits is the same as the reference comparison frequency at the phase detector. It also signifies the change of the output frequency for a step increment or decrement step. In most applications, the step size is dictated by the channel spacing of the radio system.

Settling Time - The maximum amount of time required for the output frequency to reach a stable state. The reference and output frequencies reach frequency and phase lock conditions. The major factors that affect settling time are register VCO tuning speed, register loading time, loop filter bandwidth and loop filter order.

Spurious Reference Frequency Sideband - Spurious signals that result from unwanted FM modulation in the control lines. The most likely cause is phase detector pulse components that leak through the loop filter.

Non-Harmonic Spurious - Spurious sidebands appearing at the output not related to the reference frequency. Modulating signals of any kind at the VCO control line will cause spurious sidebands at the output. Non-Harmonic Sideband spurs usually result from noisy power supply/data lines. Proper AC bypassing and supply decoupling are critical for rejecting nonharmonic sideband spurious. Additionally, good grounding techniques must be exercised. Harmonic Output Power - The harmonic content is measured relative to the output power. Typical harmonic suppression is 10 to 20 dB. In narrow band applications, this parameter can be improved.

Phase Noise - affects the system performance in such areas as multiple signal selectivity and signal to noise ratio. The phase noise inside the loop bandwidth is of a synthesizer is mainly controlled by the quality of the reference input signal source, loop filter, step size, and noise of the associated circuitry, including the phase detector noise floor. The VCO noise outside the loop is unaffected by the loop parameters.

Power Supply Requirements - The VCC1 and VCC2 power supply lines should be well isolated from each other to minimize interference to the VCO control line. The power supply voltage should not change by more than +/-2.5% from the specified specification for proper operation.



201 McLean Boulevard • Paterson, New Jersey 07504 • Tel: (973) 881-8800 • Fax: (973) 881-8361 E-Mail: sales@synergymwave.com • World Wide Web: http://www.synergymwave.com